KEMI
/

KEMI Docs · PCB Practice

Two Layers or Four? — Choosing Layer Count

Last updated: 2026-08-30

Layer count is the biggest lever in a PCB quote and the foundation the whole design sits on. Going to four layers 'because it's better' wastes money; clinging to two where it doesn't belong costs more in EMI and noise. Here are the questions KEMI actually asks at design kick-off, in order.

1

Three things that force more layers

2

Surviving on two layers

For slow MCU-and-sensors boards, two layers is often correct. The craft reduces to one rule: protect the bottom ground. Route everything possible on top, keep the bottom as solid GND, and keep unavoidable bottom traces short so the plane never splits. When the bottom starts fragmenting into traces, that is the board telling you it wants four layers.

3

Why the standard 4-layer stack is Sig-GND-PWR-Sig

Both signal layers get an adjacent plane (return paths secured), and the facing GND and power planes across a thin dielectric act as distributed high-frequency capacitance. Variants that bury signals between planes force outer-layer routing through the planes and are not used without a specific reason.

LayersTypical assignmentSuits
2Top signal / bottom solid GNDslow MCU, sensor and power boards
4Sig – GND – PWR – Sigmultiple rails, USB/Ethernet-class interfaces, dense digital
6Sig – GND – Sig – Sig – PWR – Sig (variants)BGA fanout, memory buses, mixed analog

4

When controlled impedance starts

USB (90Ω differential), Ethernet (100Ω differential) and RF feeds (50Ω single-ended) require traces at specified impedance. Impedance depends on width, dielectric thickness and permittivity — from this point you must order a named stack-up with specified layer spacing, not 'any 4-layer'. Without it, the fab picks its own construction and your numbers drift.

5

Cost intuition

Same size and quantity, four layers typically runs 1.5-2x the two-layer price, six layers 1.3-1.6x the four-layer price (process- and volume-dependent). At prototype quantities the absolute difference is small — on a borderline design, buying layers to lower design difficulty often wins overall. At volume, the incentive reverses.

FAQ

Why no 3- or 5-layer boards?

Lamination stacks cores and prepregs symmetrically; odd counts warp and offer no process benefit. Even counts only.

Can an inner layer carry signals on a 4-layer board?

Yes — but one solid GND plane is non-negotiable. Three signal layers plus GND is a legitimate variant that trades away the power plane.

How do I specify a stack-up?

Attach a sheet with layer order, copper weights, dielectric thicknesses, total thickness, and (for controlled impedance) the target nets and ohms. KEMI's quote console generates a stack-up specification PDF on the PCB tab.

See also

This article summarises the working rules KEMI uses in real design and fabrication work. For production, part datasheets and fab specifications take precedence.